In addition to performance and energy consumption, device variability has attained a critical importance over the past years for the technological evaluation of nano-electronic devices [1] . Both spatial (device to device) and temporal (cycle to cycle) variations are important for RRAM [2] , memristor logic [3] , and hybrid devices [4] . The write cycle variability of resistive memory is a particular challenge for technology robustness. To give early guidance to technologists and product designers, we propose a method to extract write BERs from electrical in-linetesting (ILT). Manufacturing variability on various levels (such as lot, wafer or chip) will also be discussed.
II. MANUFACTURING VARIABILITY OF FORMING
Test structures of TiN/Ti/HfO x /TiN or W/Ti/HfO x /TiN RRAM stacks with various device sizes are fabricated at CNSE's 300 mm wafer fab. The RRAM device is crossbarpatterned with HfO x film (4~5nm thick) sandwiched between two electrodes. The bottom electrode (BE) is TiN. The top electrode (TE) consists of a TiN or Tungsten layer atop of a thin (3~6nm) Ti layer. Fig. 1 is a TEM cross section of a 50nm×50nm crossbar stack of TiN/Ti/HfO x /TiN RRAM. Manufacturing variability of RRAM forming voltage (Vform) is characterized.
Using in-line-test results from 4 consecutive line monitor lots (Fig. 2) , components of Vform variability for various devices are summarized in TABLE I. The overall coefficient of variation measured is about 6% for 50nm and 100nm devices. a. Standard deviation of the non-logarithmized values is denoted SD in this paper.
The total variation is dominated by the chip-to-chip variation component, which also indicates reasonable stable process controls between wafers and lots.
III. WRITE CYCLE VARIATION AND BIT ERROR RATE ANALYSIS
Nonvolatile memory system capacity is limited by the biterror-rate [5] . Due to underlying physics, the temporal variation of a given RRAM technology may be difficult to reduce even as the manufacturing control advances. For system and circuit designers, it would be helpful to understand BER performance as early as possible.
Agilent 4073 parametric testers are used for all ILT operations including DC IV sweeps and pulsed voltage cycle tests. All pulses are set to 1 µs, which is the shortest holding time of the parametric testers. Fig. 3a is a tested wafer map of Vform of 100nm×100nm RRAM devices. RRAM forming is successful in 23 of 24 measured chips, but one chip (shown by red for Vform > 4V) is defective and removed from the following analysis. After forming, DC sweeps (Fig. 3c ) and write operation on pulsed cycles (Fig. 4) are made. RRAM is switched to Low-Resistance-State (LRS) by a set voltage pulse (Vset = 1.8V) with a compliance current of 100 μA, or switched to High-Resistance-State (HRS) by a reset voltage pulse (Vreset = -1.5V). The resistance values in HRS and LRS are measured at 0.1V and will be denoted R H and R L . The write cycle data are shown in both the temporal plot (Fig. 4) and the logarithmized Quantile-Quantile (Q-Q) plots (Fig. 5) for each chip. The Q-Q plots are fitted with straight lines to show strong log-normality.
Maximum likelihood fitting is used to fit ILT data to the respective log-normal distributions per chip,
where µ and σ are the location and scale parameters of lognormal distribution denoted as . The 95% confidence interval of σ is 30% for 20 cycles. Chip-to-chip variations (of µ L , µ H , σ L and σ H ) within the tested wafer are shown in Fig. 6 . We propose a new approach for BER characterization at the device level (Fig. 7) . BER curves are functions of the design margin that we define by the following equation,
Used for sensing margin in the read circuit, (3) is similar to magnetic-RAM's MR ratio. The intrinsic BER is maximized when R H,min and R L,max are optimally chosen when the probabilities of failing both states are equal, so we have
In the case of log-normal distribution, (4) leads to,
where erf(x) is the Gauss error function. Substituting (5) into (6), BERs are obtained as functions of the design margins. At the design margin of 100% ( 1), the wafer map of the derived BER is shown in Fig. 3b , and the BER histogram and cumulative % for the tested wafer is shown in Fig. 8 . As a function of design margins, BERs of the median, 25th and 75th percentile chips in the tested wafer (Fig. 4) . Log-normal distribution is observed in each of the 23 measured chips. Fig. 4 . HRS and LRS resistances measured in pulsed write cycles following forming and DC sweeps (Fig. 3c ).
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